



TangerineSDR



TangerineSDR

RF Receiver Module (RFM-5001D)

Interface Control Document

Version Number: 0.2.1

Version Date: November 22, 2019

Document Number: TSDR-RFM-5001D-ICD

1. INTRODUCTION.....	4
1.1. Scope.....	4
1.2. Module Summary: RXM-5001D (2-channel receiver).....	4
1.3. References	4
2. ELECTRICAL INTERFACES.....	5
2.1. I2C and SPI Device Addressing.....	9
3. MECHANICAL INTERFACES	10

1. Introduction

1.1. Scope

There are multiple RF Modules that are planned to be defined by TAPR within the TangerineSDR program. Anticipated Modules are:

- TSDR-RXM-5000S Tangerine Receiver Module, single 12-bit 80Msps ADC
- TSDR-RXM-5000D Tangerine Receiver Module, dual 12-bit 80Msps ADC
- TSDR-RXM-5001D Tangerine Receiver Module, dual 14-bit ADC 122.88Msps
- TSDR-TXM-6000 Tangerine Transmitter Module, dual 14-bit DAC 210Msps
- TSDR-TRXM-7000 Tangerine Transceiver 70MHz - 6GHz
- TSDR-TRXM-7001 Tangerine Transceiver 10MHz - 10GHz

This document applies only to the RXM-5001D Receiver Module.

1.2. Module Summary: *RXM-5001D (2-channel receiver)*

This module uses two 14-bit AD converters, and is intended to support the Personal Space Weather Station (PSWS). It contains requirements in support of PSWS that may or may not exist for other receiver module variants.

The Tangerine SDR Receiver Module RXM-5001D is a dual-channel module that contains two complete receivers, from the antenna connector through the ADC. It receives two radio frequency signals in the 100 kHz to 30 MHz range, optionally filters and attenuates the signals, digitizes the signals with a low-jitter clock, and transfers the digitized samples to the Tangerine SDR Data Engine module.

The unit provides an integrated noise source that can programmatically connect each receiver to a broadband noise source of known amplitude in order to calibrate the receiver sensitivity. The unit uses a single noise source for the two receiver channels, but it will require two relays (one per channel) to select the noise source. It will also contain two plug in RF filters, two programmable attenuators, etc. The noise signal is injected ahead of the attenuator and filter. This provides the ability to capture test data that will allow determination of filter and other characteristics being applied to the received RF signal.

1.3. References

The main configurable component on the receiver is a dual-14-bit ADC device (one ADC per receiver channel), the Analog Devices AD9648. The LTC6420-20 is a dual-channel differential ADC driver with a fixed gain of 20 dB gain.

- AD9648 Datasheet: <https://www.analog.com/media/en/technical-documentation/data-sheets/AD9648.pdf>
- LVDS Specification: EIA-644. TI (National Semi) App note 971: <http://www.ti.com/lit/an/snla165/snla165.pdf>
- LTC6420-20 Datasheet: <https://www.analog.com/media/en/technical-documentation/data-sheets/642020fb.pdf>

2. Electrical Interfaces

This section defines the electrical interfaces of the RF Module, including the connectors, connector pin outs, signals, and signal formats. Control signals are contained on a single MEC connector. External Antenna signals are on SMA connectors. The module is intended to plug onto a TangerineSDR Date Engine and interface to it via the MEC connector.

J1 – Channel 1 Receive Antenna				
Connector type: SMA Receptacle				
Connector Pin #	Signal Name	Signal Electrical Format	Input / Output / Bidirectional	Description
1	Receive Antenna	50 ohm RF Coaxial	I	Input – receives the 0.1 – 30 MHz signal from the channel 1 antenna.

J2 – Channel 2 Receive Antenna				
Connector type: SMA Receptacle				
Connector Pin #	Signal Name	Signal Electrical Format	Input / Output / Bidirectional	Description
1	Receive Antenna	50 ohm RF Coaxial	I	Input – receives the 0.1 – 30 MHz signal from the channel 2 antenna.

J4 – Channel 1 Receive Filter Input				
Connector type: 4 x 0.1 Inch plug-on pin receptacle strip to hold plug-on RF filter module				
Connector Pin #	Signal Name	Signal Electrical Format	Input / Output	Description
1	GND			
2	Receive Signal	50 ohm	I	Input – receives the low level analog 0.1 – 30 MHz signal from the channel 1 antenna.
3	Receive Signal			Wired in parallel with pin 2
4	GND			

J5 – Channel 1 Receive Filter Output				
Connector type: 4 x 0.1 Inch plug-on pin receptacle strip to hold plug-on RF filter module				
Connector Pin #	Signal Name	Signal Electrical Format	Input / Output	Description
1	GND			
2	Filtered Signal	50 ohm	O	Output – produces the low level analog 0.1 – 30 MHz filtered signal.
3	Filtered Signal	50 ohm	O	Wired in parallel with pin 2
4	GND			

J8 – Channel 2 Receive Filter Input				
Connector type: 4 x 0.1 Inch plug-on pin receptacle strip to hold plug-on RF filter module				
Connector Pin #	Signal Name	Signal Electrical Format	Input / Output	Description
1	GND			
2	Receive Signal	50 ohm	I	Input – receives the low level analog 0.1 – 30 MHz signal from the channel 1 antenna.
3	Receive Signal	50 ohm	I	Wired in parallel with pin 2
4	GND			

J9 – Channel 2 Receive Filter Output				
Connector type: 4 x 0.1 Inch plug-on pin receptacle strip to hold plug-on RF filter module				
Connector Pin #	Signal Name	Signal Electrical Format	Input / Output	Description
1	GND			
2	Filtered Signal	50 ohm	O	Output – produces the low level analog 0.1 – 30 MHz filtered signal.
3	Filtered Signal	50 ohm	O	Wired in parallel with pin 2
4	GND			

Note that J5 connector pin data busses, over-range, and clock out functionality changes dependent on whether the ADC is programmed in CMOS or LVDS DDR mode.

The schematic for the module defines both of these cases. Which mode is utilized will be decided after testing. LVDS DDR mode requires 245.76 Mbits/sec operation on the data bus pins which may be too fast for the FPGA. However LVDS should reduce the digital noise level.

J5 – MEC5-RA-140 RFM connector							
Note that the pins are ADC-chip mode dependent, and will change after we decide which mode to utilize.							
NAME	LVL	DIR	Pin #	Pin #	DIR	LVL	Name
GND	PWR		1	2	I	3.3V CMOS	IDENT_I2C_CLK
OSC_CLK_IN+	LVDS	I	3	4	I/O	3.3V CMOS	IDENT_I2C_DAT
OSC_CLK_IN-	LVDS	I	5	6	I/O	1.8V CMOS	SPI_SDIO
GND	PWR		7	8	I	1.8V CMOS	SPI_CSEL_F
FPGA_CLK_IN+	LVDS	I	9	10	I	1.8V CMOS	SPI_SCLK
FPGA_CLK_IN-	LVDS	I	11	12	I	3.3V CMOS	CTRL_I2C_CLK
3.3V	PWR		13	14	I/O	3.3V CMOS	CTRL_I2C_DAT
unused	3.3V CMOS	-	15	16		PWR	3.3V
RFM_DOUT0_0+	LVDS	O	17	18	O	LVDS	RFM_DOUT1_0+
RFM_DOUT0_0-	LVDS	O	19	20	O	LVDS	RFM_DOUT1_0-
RFM_DOUT0_1+	LVDS	O	21	22	O	LVDS	RFM_DOUT1_1+
RFM_DOUT0_1-	LVDS	O	23	24	O	LVDS	RFM_DOUT1_1-
GND	PWR		25	26		PWR	GND
RFM_DOUT0_2+	LVDS	O	27	28	O	LVDS	RFM_DOUT1_2+
RFM_DOUT0_2-	LVDS	O	29	30	O	LVDS	RFM_DOUT1_2-
RFM_DOUT0_3+	LVDS	O	31	32	O	LVDS	RFM_DOUT1_3+
RFM_DOUT0_3-	LVDS	O	33	34	O	LVDS	RFM_DOUT1_3-
GND	PWR		35	36		PWR	GND
RFM_DOUT0_4+	LVDS	O	37	38	O	LVDS	RFM_DOUT1_4+
RFM_DOUT0_4-	LVDS	O	39	40	O	LVDS	RFM_DOUT1_4-
RFM_DOUT0_5+	LVDS	O	41	42	O	LVDS	RFM_DOUT1_5+
RFM_DOUT0_5-	LVDS	O	43	44	O	LVDS	RFM_DOUT1_5-
GND	PWR		45	46		PWR	GND
RFM_DOUT0_6+	LVDS	O	47	48	O	LVDS	RFM_DOUT1_6+
RFM_DOUT0_6-	LVDS	O	49	50	O	LVDS	RFM_DOUT1_6-
RFM_DOUT0_7+	LVDS	O	51	52	O	LVDS	RFM_DOUT1_7+
RFM_DOUT0_7-	LVDS	O	53	54	O	LVDS	RFM_DOUT1_7-
GND	PWR		55	56		PWR	GND
SYNC	1.8V CMOS	I	57	58	O	LVDS	RFM_DOUT1_8+
RFM_DOUT0_8-	LVDS	O	59	60	O	LVDS	RFM_DOUT1_8-
RFM_DOUT0_9+	LVDS	O	61	62	O	LVDS	RFM_DOUT1_9+
RFM_DOUT0_9-	LVDS	O	63	64	O	LVDS	RFM_DOUT1_9-
GND	PWR		65	66		PWR	GND
RFM_DOUT0_10+	LVDS	O	67	68	O	LVDS	RFM_DOUT1_10+
RFM_DOUT0_10-	LVDS	O	69	70	O	LVDS	RFM_DOUT1_10-
RFM_DOUT0_11+	LVDS	O	71	72	O	LVDS	RFM_DOUT1_11+

RFM_DOUT0_11-	LVDS	O	73	74	O	LVDS	RFM_DOUT1_11-
GND	PWR		75	76		PWR	GND
RFM_DOUT0_12+	LVDS	O	77	78	O	LVDS	RFM_DOUT1_12+
RFM_DOUT0_12-	LVDS	O	79	80	O	LVDS	RFM_DOUT1_12-
RFM_DOUT0_13+	LVDS	O	81	82	O	LVDS	RFM_DOUT1_13+
RFM_DOUT0_13-	LVDS	O	83	84	O	LVDS	RFM_DOUT1_13-
GND	PWR		85	86		PWR	GND
Unused RFM_DOUT0_14+	LVDS	O	87	88	O	LVDS	Unused RFM_DOUT1_14+
Unused RFM_DOUT0_14-	LVDS	O	89	90	O	LVDS	Unused RFM_DOUT1_14-
Unused RFM_DOUT0_15+	LVDS	O	91	92	O	LVDS	Unused RFM_DOUT1_15+
Unused RFM_DOUT0_15-	LVDS	O	93	94	O	LVDS	Unused RFM_DOUT1_15-
RFM_CH0_OVF+	LVDS	O	95	96	O	LVDS	RFM_CH1_OVF+
RFM_CH0_OVF-	LVDS	O	97	98	O	LVDS	RFM_CH1_OVF-
GND	PWR		99	100		PWR	GND
Unused RFM_DIN_0+	LVDS	I	101	102	I	LVDS	Unused RFM_DIN_2+
Unused RFM_DIN_0-	LVDS	I	103	104	I	LVDS	Unused RFM_DIN_2-
Unused RFM_DIN_1+	LVDS	I	105	106	I	LVDS	Unused RFM_DIN_3+
Unused RFM_DIN_1-	LVDS	I	107	108	I	LVDS	Unused RFM_DIN_3-
GND	PWR		109	110		PWR	GND
Unused RFM_DIN_4+	LVDS	I	111	112	I	LVDS	Unused RFM_DIN_6+
Unused RFM_DIN_4-	LVDS	I	113	114	I	LVDS	Unused RFM_DIN_6-
Unused RFM_DIN_5+	LVDS	I	115	116	I	LVDS	Unused RFM_DIN_7+
Unused RFM_DIN_5-	LVDS	I	117	118	I	LVDS	Unused RFM_DIN_7-
GND	PWR		119	120		PWR	GND
Unused RFM_DIN_8+	LVDS	I	121	122	I	LVDS	Unused RFM_DIN_11+
Unused RFM_DIN_8-	LVDS	I	123	124	I	LVDS	Unused RFM_DIN_11-
Unused RFM_DIN_9+	LVDS	I	125	126	I	LVDS	Unused RFM_DIN_12+
Unused RFM_DIN_9-	LVDS	I	127	128	I	LVDS	Unused RFM_DIN_12-
Unused RFM_DIN_10+	LVDS	I	129	130	I	LVDS	Unused RFM_DIN_13+
Unused RFM_DIN_10-	LVDS	I	131	132	I	LVDS	Unused RFM_DIN_13-
1.8V	PWR		133	134		PWR	1.8V
CLKOUT0+	LVDS	O	135	136	O	LVDS	CLKOUT+
CLKOUT0-	LVDS	O	137	138	O	LVDS	CLKOUT1-
5.0V	PWR		139	140		PWR	+12V

Note in the table below that the Blue and Yellow color directions are reversed compared to the data engine table. A unidirectional output from the RFM is a unidirectional input to the DE, and vice versa. Reversing the colors makes matching data busses the same color on both modules.

Pin Group	Direction	Alt Function
Power	Fixed	none

CLKIN	Differential LVDS in	Single Ended clock in
CLKOUT	Differential LVDS out	Single ended in or out
Serial Command	Fixed or I/O	none
DOUT0/DOUT1	Differential LVDS out	Single Ended in or out
DIN	Differential LVDS in	Single Ended in or out

2.1. I2C and SPI Device Addressing

All RF modules implement an Identification EPROM that allows the FPGA on the Data Engine to configure the I/O signals to match the module type plugged in (within FPGA capability limits). The Identification EPROM is connected separately from other I2C devices.

Device	I2C Address	Chip Select
I2C Identification EPROM	-	CS not used (EPROM always selected)

The RXM-5100D implements a control interface consisting of an octal latch to drive the relays and one status LED. These occur of different I2C pins than the EPROM I2C.

Device	I2C Address	Chip Select
Control Output Register	000	CS not used (Control latch always selected)
Bit 0	Low = Channel 1 Noise Relay Enable	
Bit 1	Low = Channel 1 10 dB attenuator enable	
Bit 2	Low = Channel 1 20 dB attenuator enable	
Bit 3	Low = Channel 2 Noise Relay Enable	
Bit 4	Low = Channel 2 10 dB attenuator enable	
Bit 5	Low = Channel 2 20 dB attenuator enable	
Bit 6	Low = Turn on Green status LED	
Bit 7	unused	

The AD9648 ADC uses a 3-wire SPI interface. The data line is bidirectional rather than the traditional MISO and MOSI lines used in SPI.

Device	SPI Address	Chip Select
AD9648 Dual-channel ADC	-	CS = 0 to enable. CS needs to be toggled to update some modes.

3. Mechanical Interfaces

This section describes the mechanical packaging of the clock module, including board profile, mounting and screw holes, and connector placement.

The module profile is shown in Figure 3.1. TBD. The module dimensions are TBD.

The Main electrical connector type is SamTec MEC 140 pin, 0.5mm spacing. The module mounts to the PSWS Data Engine as shown in figure 3.2 using a TBD screw at the locations shown in the profile drawing.