


	Pg	Contents	SOURCE FPGA I/O	DEST FPGA I/O	COMPL
TOPOLOGY	1	Cover	--	--	
	2	Power Supply Block Diagram	--	--	
	3	Clock Distribution Diagram	--	--	
	4	FPGA Bank Assignments	--	--	
FPGA	5	FPGA I/O Banks 1A, 1B and 8	<b>89 I/O</b>	--	
	6	FPGA I/O Banks 2 and 7: RFM0 and ETH0	<b>122 I/O</b>	--	
	7	FPGA I/O Banks 3 and 4:RFM1 and USB2	<b>112 I/O</b>	--	
	8	FPGA I/O Banks 5 and 6: DDR3 and LV I/O	<b>134 I/O</b>	--	
	9	FPGA Clocks and JTAG/Config	<b>34 I/O</b>	--	
	10	FPGA Power	--	--	X
COMMEM	11	DDR3	--	<b>52 I/O</b>	
	12	Ethernet Bridge	--	<b>26 I/O</b>	
	13	USB 2.0 Host Port	--	<b>33 I/O</b>	
	14	USB 3.0 Device Port	--	<b>44 I/O</b>	
MODULES	15	RFM0 Port (MECS-140)		<b>112 I/O</b>	
	16	RFM1 Port (MECS-140)		<b>112 I/O</b>	
	17	LEAF/HAT Port	--	<b>37 I/O</b>	
	18	CKM Port	--	<b>16 I/O</b>	
I/O	19	QSPI, I2C	--	<b>12 I/O</b>	X
	20	uSDHC	--	<b>11 I/O</b>	X
	21	LED, BUZ, FAN	--	<b>18 I/O</b>	X
POWER	22	Power Supply, 5V, 3.3V, 1.2V	--	--	
	23	Power Supply, VCCIO27,34	--	--	
	24	Power Supply, 2.5V, 1.5V	--	--	

**491 I/O    428+63 I/O**

Rev	Date	Name	Description
XA1	29Oct2020	WA2DFI	Initial Drawing
XA2	14Feb2021	WA2DFI	Update Clocks, I/O, complete first draft - release to CAD
XA3	23Feb2021	WA2DFI	Clean up comment pages, add VCCIO to LEAF
XA4	25Feb2021	WA2DFI	Fix decal names
XA5	25Feb2021	WA2DFI	Continued cleanup
XA6	03Mar2021	WA2DFI	Add VCCIO for LEAF, fix power connector
XA7	15Mar2021	WA2DFI	Move CLK9 termination resistor
XA8	30Mar2021	WA2DFI	Add holes. Swap D3 pins. Swap T1 pins.
XA9	16Apr2021	WA2DFI	Update U26 decal name
XA10	27Apr2021	WA2DFI	First round of pin swap: USB2
XA11	4May2021	WA2DFI	Second round of pin swap: USB3
XA12	5May2021	WA2DFI	Third round of pin swap
XA13	6May2021	WA2DFI	Update U6 and U14 PCB shapes. More pin swaps
XA14	6May2021	WA2DFI	More pin swaps
XA15	7May2021	WA2DFI	More pin swaps
XA16	11May2021	WA2DFI	More pin swaps
XA17	12May2021	WA2DFI	Change U7 to KSZ9896C
XA18	20May2021	WA2DFI	Change KSZ9896C VCCIO to 3.3V
XA19	21May2021	WA2DFI	Change Bank 1A power to VCCIO27
XA20	28May2021	WA2DFI	Pin Swaps
XA21	4Jun2021	WA2DFI	Add resistors to LVDS, add SS DESC, split DDR3 VTT
XA22	7Jun2021	WA2DFI	Fix net names
XA23	11Jun2021	WA2DFI	Adjust Power Supply caps
XA24	1Jul2021	WA2DFI	Swap out caps C153 & C155 for 1.0mm thick types
XA25	9Jul2021	WA2DFI	Add USB connector to CKM port
XA26	13Jul2021	WA2DFI	Cover Page changes



Copyright 2021, TAPR, Inc  
Licensed under OHL - <https://tapr.org/OHL>  
Design By Scotty Cowling WA2DFI

Size C	Document Number <Doc>	Title <b>TangerineSDR Data Engine</b>	Rev XA26
			Date: Thursday, July 15, 2021    Sheet 1 of 24

11-15V  
4A  
45W

TPS65286  
5V@6A  
30W  
\$3.37@100  
+ ind

EN6347QI  
3.3V@4A  
13.2W  
\$3.50@500

EP53F8QI  
1.5V@1.5A  
2W  
\$2.64@100

EP5358HUI  
2.5V@600mA  
1.5W  
\$1.67@100

EP6337QI  
1.8/2.5/3.3@3A  
5.4 - 10W  
\$2.50@500

EN6337QI  
1.8/2.5/3.3V@3A  
5.4 - 10W  
\$2.50@500

EN6347QI  
1.2V@4A  
4.8W  
\$3.50@500

12V@2.0A  
24W → 12P0V

5.0V@2.1A  
10.5W → 5P0V

3.3V@1.67A  
5.6W → 3P3V

1.5V@405mA  
610mW → 1P5V

2.5V@55mA  
140mW → 2P5\_VCCA

2.5V@10mA  
25mW → 2P5VADC

1.8/2.5/3.3V@365mA  
660mW - 1.2W → VCCIO27

1.8/2.5/3.3V@305mA  
550mW - 1W → VCCIO34

1.2V@1640mA  
2W → 1P2V

1.2V@34mA  
45mW → 1P2VD

1.5V@10mA  
15mW → 1P2V\_VCCA\_ADC

RFM0 (500mA)  
RFM1 (500mA)  
CKM (500mA)  
LEAF (500mA)

USB 2.0 (500mA)  
RFM0/1 (500mA)  
CKM (500mA)  
LEAF (500mA)  
FAN (100mA)  
uSDHC (100mA)

FPGA VCCIO1 (100mA)  
FPGA VCCIO8 (70mA)  
GbE PHY & I/O (175mA)  
USB 2.0 (35mA)  
USB 3.0 (195mA)  
QSPI (40mA)  
uSDHC (500mA)  
TEMP, EEPROM (25mA)  
RFM0/1 (200mA)  
LEAF (100mA)  
BUZZER/LED (320mA)  
CKM (500mA)

DDR3 (275mA)  
FPGA VCCIO6 (125mA)  
FPGA OSC (3mA)  
uSDHC (10mA)  
CKM (50mA)

MAX10 PLL (55mA)

MAX10 ADC (10mA)

RFM0 (65mA)  
FPGA VDDIO2 (125mA)  
FPGA VDDIO7 (125mA)  
CKM (50mA)

RFM1 (65mA)  
FPGA VDDIO3 (90mA)  
FPGA VDDIO4 (150mA)  
CKM (50mA)

MAX10 CORE (1200mA)  
GbE CORE (440mA)

MAX10 PLL (34mA)

MAX10 ADC (10mA)


PS NET NAMES






1P2V	FPGA VCC/GbE CORE
1P2V_VCCD_PLL	FPGA VCCD_PLL
1P5V_DDR3	DDR3
2P5V_VCCA	FPGA VCCA
2P5_VCCA_ADC	FPGA VCCA_ADC
1P2V_VCCINT	FPGA VCCINT
VCCIO27	FPGA VCCIO2/VCCIO7
VCCIO34	FPGA VCCIO3/VCCIO4
3P3V	RFM0/1, CKM
5P0V	RFM0/1, CKM
12P0V	RFM0/1, CKM

REGULATOR OUTPUTS

12P0V	POWER INPUT (11-15V@4A)
5P0V	TPS65286 (5V@6A)
3P3V	EN6347QI (3.3V@4A)
1P2V	EN6347QI (1.2V@4A)
VCCIO27	EN6337QI (1.8V/2.5V/3.3V@3A)
VCCIO34	EN6337QI (1.8V/2.5V/3.3V@3A)
2P5V	EP5358HUI (2.5V@600mA)
1P5V	EP53F8QI (1.5V@1.5A)





PLL USAGE			
ETH	CLK0	CLK1	CLK2
	CLK4	CLK5	CLK3
	PLL3/PLL_T		PLL2/PLL_R
PLL1/PLL_L	CLK0	CLK1	CLK2
	CLK6	CLK7	CLK3
	RFM0		RFM1







	LOGIC BLOCK	I/O VOLTS	BANK	QTY	
	RFM0	VCCIO27	2	58 diff in	
	RFM0	VCCIO27	7	10 diff in	
	RFM0	VCCIO27	7	28 diff out	
	RFM0	VCCIO27	2	4 diff ck in	
	RFM0	VCCIO27	2	2 diff ck out	
	RFM0	3.3V	1B	7 se i/o	
	RFM0	1.5V/3.3V	5	2 LED open drain	
	RFM1	VCCIO34	3	6 diff in	
	RFM1	VCCIO34	3	28 diff out	
	RFM1	VCCIO34	4	62 diff in	
	RFM1	VCCIO34	3	4 diff ck in	
	RFM1	VCCIO34	4	2 diff ck out	
	RFM1	3.3V	1B	7 se i/o	
	RFM1	1.5V/3.3V	5	2 LED open drain	
	DDR3	1.5V	6	22 assigned	
	DDR3	1.5V	6	27 unassigned	
	DDR3	1.5V	5	0 unassigned	
	DDR3	1.5V	6	2 clk out	
	ETH0	VCCIO27	2	1 i/o	
	ETH0	VCCIO27	7	5 TXD out	
	ETH0	VCCIO27	7	5 RXD in	
	ETH0	1.5V	5	1 RESETn OD out	
	ETH0	3.3V	8	1 MDC out	
	ETH0	1.5V	5	1 OD IRQ in	
	ETH0	1.5V	5	1 OD PME in	
	ETH0	3.3V	8	1 TX_CLK out	
	ETH0	VCCIO27	2	1 RX_CLK in	
	USB2	VCCIO34	1A	8 adr out	
	USB2	VCCIO34	3	9 data i/o	
	USB2	VCCIO34	4	7 data i/o	
	USB2	VCCIO34	1A	2 in	
	USB2	VCCIO34	5	1 RESETn out	
	USB2	VCCIO34	1A	6 out	
	USB3	3.3V	8	32 data i/o	
	USB3	3.3V	8	4 byte enab i/o	
	USB3	3.3V	8	3 ctl i/o	
	USB3	3.3V	1B	2 in	
	USB3	3.3V	1B	4 out	
	USB3	3.3V	8	1 clk in	
	P8,9 P19	LOCAL_I2C	3.3V	5	1 OD i/o, 1 OD out
	P19	LOCAL_I2C	3.3V	8	1 out
	P19	LOCAL_I2C	1.5V	5	3 in
	P5	QSPI	3.3V	1B	4 i/o
	P19	QSPI	3.3V	1B	2 out
	P8	uSDHC	1.5V	5	5 SE i/o
	P20	uSDHC	1.5V	5	2 OD out/2 out
	P20	uSDHC	1.5V	5	2 in
	P8,9	BUZZER	VCCO27	2	1 out
	P21	FAN	1.5V	5	1 out
	P21	LEDs	1.5V	5	16 OD out
		Jumpers	1.5V	5	8 in
		OSC_30.72M	3.3V	8	1 clk in
		OSC_50M	1.5V	6	1 clk in
		CKM	3.3V		4 in
		CKM	3.3V		2 out
		CKM	3.3V		1 i/o
		CKM	3.3V	8	1 clk in
		CKM	3.3V	1B	4 comm (dual I2C)
		CKM	3.3V	1B	4 comm (SPI)
		RPI EXP	3.3V	8	4 i/o
		RPI EXP	3.3V	1B	1 slow i/o
		RPI EXP	3.3V	8	1 slow i/o
		RESETn	1.5V	6	1 OD in
		LEAF EXP	3.3V	1B	7 slow i/o
		LEAF EXP	VCCIO27	7	15 i/o
		LEAF EXP	VCCIO27	2, 7	2 slow i/o
		LEAF EXP	VCCIO34	3, 4	2 slow i/o
		Config Det	1.5V	5, 6	4 in
		JTAG HDR	3.3V	1B	4 i/o
	TOTAL			471	

s/b 37 unused I/O?





5,15 RFM0\_FPGA\_D0p[16:0] << RFM0\_FPGA\_D0p[16:0]

5,15 RFM0\_FPGA\_D0n[16:0] << RFM0\_FPGA\_D0n[16:0]

15 RFM0\_FPGA\_D1p[16:0] << RFM0\_FPGA\_D1p[16:0]

15 RFM0\_FPGA\_D1n[16:0] << RFM0\_FPGA\_D1n[16:0]

17 FPGA\_LEAF\_GPS\_FIX\_IN << FPGA\_LEAF\_GPS\_FIX\_IN

17 FPGA\_LEAF\_GPS\_PPS1 << FPGA\_LEAF\_GPS\_PPS1

21 BUZ\_ON >> BUZ\_ON

14 USB3\_RXFn >> USB3\_RXFn

14 USB3\_TXEn >> USB3\_TXEn

17 LEAF\_FPGA\_ADC\_CLK\_OUT >> LEAF\_FPGA\_ADC\_CLK\_OUT

17 LEAF\_FPGA\_CLK\_SYNC\_OUT >> LEAF\_FPGA\_CLK\_SYNC\_OUT

17 LEAF\_FPGA\_SPIA\_MISO >> LEAF\_FPGA\_SPIA\_MISO

17 LEAF\_FPGA\_UART\_TXD >> LEAF\_FPGA\_UART\_TXD

12 ETH0\_RXDV >> ETH0\_RXDV

17 FPGA\_LEAF\_GPS\_PPS2 << FPGA\_LEAF\_GPS\_PPS2

13 USB2\_AD[15:0] << USB2\_AD[15:0]

13 USB2\_ALE >> USB2\_ALE

13 USB2\_CSn >> USB2\_CSn




13 USB2\_DACK >> USB2\_DACK

13 USB2\_DREQ >> USB2\_DREQ

13 USB2\_INT >> USB2\_INT

13 USB2\_RDn >> USB2\_RDn

13 USB2\_WRn >> USB2\_WRn




**BANK 2 (VCCIO27 = 1.8V/2.5V/3.3V)**

RFM0_FPGA_D0p5	W3	IO_2_W3/DIFFIO_RX_L48P
RFM0_FPGA_D0p6	V2	IO_2_V2/DIFFIO_RX_L42P
RFM0_FPGA_D0p7	U6	IO_2_U6/DIFFIO_RX_L46P
RFM0_FPGA_D0p8	T10	IO_2_T10/DIFFIO_RX_L41P
RFM0_FPGA_D0n5	V4	IO_2_V4/DIFFIO_RX_L48N
RFM0_FPGA_D0n6	U1	IO_2_U1/DIFFIO_RX_L42N
RFM0_FPGA_D0n7	U6	IO_2_U6/DIFFIO_RX_L46N
RFM0_FPGA_D0n8	U10	IO_2_U10/DIFFIO_RX_L41N
RFM0_FPGA_D0p9	R7	IO_2_R7/DIFFIO_RX_L34P
RFM0_FPGA_D0p10	P4	IO_2_P4/DIFFIO_RX_L31P
RFM0_FPGA_D0p11	N4	IO_2_N4/DIFFIO_RX_L39P
RFM0_FPGA_D0p12	V3	IO_2_V3/DIFFIO_RX_L43P
RFM0_FPGA_D0n9	R6	IO_2_R6/DIFFIO_RX_L34N
RFM0_FPGA_D0n10	R4	IO_2_R4/DIFFIO_RX_L31N
RFM0_FPGA_D0n11	N6	IO_2_N6/DIFFIO_RX_L39N
RFM0_FPGA_D0n12	U2	IO_2_U2/DIFFIO_RX_L43N
RFM0_FPGA_D0p13	T3	IO_2_T3/DIFFIO_RX_L37P
RFM0_FPGA_D0p14	P1	IO_2_P1/DIFFIO_RX_L33P
RFM0_FPGA_D0p15	M1	IO_2_M1/DIFFIO_RX_L29P
RFM0_FPGA_D0p16	N3	IO_2_N3/DIFFIO_RX_L32P
RFM0_FPGA_D0n13	R2	IO_2_R2/DIFFIO_RX_L37N
RFM0_FPGA_D0n14	P2	IO_2_P2/DIFFIO_RX_L33N
RFM0_FPGA_D0n15	N1	IO_2_N1/DIFFIO_RX_L29N
RFM0_FPGA_D0n16	M2	IO_2_M2/DIFFIO_RX_L32N
RFM0_FPGA_D1p0	AA5	IO_2_AA5/DIFFIO_RX_L51P
RFM0_FPGA_D1p1	AD2	IO_2_AD2/DIFFIO_RX_L55P
RFM0_FPGA_D1p2	W6	IO_2_W6/DIFFIO_RX_L53P
RFM0_FPGA_D1p3	AC1	IO_2_AC1/DIFFIO_RX_L56P
RFM0_FPGA_D1n0	AA4	IO_2_AA4/DIFFIO_RX_L51N
RFM0_FPGA_D1n1	AD1	IO_2_AD1/DIFFIO_RX_L55N
RFM0_FPGA_D1n2	W7	IO_2_W7/DIFFIO_RX_L53N
RFM0_FPGA_D1n3	AB1	IO_2_AB1/DIFFIO_RX_L56N
RFM0_FPGA_D1p4	AB3	IO_2_AB3/DIFFIO_RX_L60P
RFM0_FPGA_D1p5	W5	IO_2_W5/DIFFIO_RX_L57P
RFM0_FPGA_D1p6	W1	IO_2_W1/DIFFIO_RX_L44P
RFM0_FPGA_D1p7	V6	IO_2_V6/DIFFIO_RX_L47P
RFM0_FPGA_D1n4	AC2	IO_2_AC2/DIFFIO_RX_L60N
RFM0_FPGA_D1n5	Y5	IO_2_Y5/DIFFIO_RX_L57N
RFM0_FPGA_D1n6	V1	IO_2_V1/DIFFIO_RX_L44N
RFM0_FPGA_D1n7	V7	IO_2_V7/DIFFIO_RX_L47N
RFM0_FPGA_D1p8	U4	IO_2_U4/DIFFIO_RX_L40P
RFM0_FPGA_D1p9	T4	IO_2_T4/DIFFIO_RX_L45P
RFM0_FPGA_D1p10	P3	IO_2_P3/DIFFIO_RX_L35P
RFM0_FPGA_D1n8	U3	IO_2_U3/DIFFIO_RX_L40N
RFM0_FPGA_D1n9	T5	IO_2_T5/DIFFIO_RX_L45N
RFM0_FPGA_D1n10	R3	IO_2_R3/DIFFIO_RX_L35N
RFM0_FPGA_D1p12	AB4	IO_2_AB4/DIFFIO_RX_L58P
RFM0_FPGA_D1p13	AA2	IO_2_AA2/DIFFIO_RX_L49P
RFM0_FPGA_D1p14	Y2	IO_2_Y2/DIFFIO_RX_L50P
RFM0_FPGA_D1p15	AA3	IO_2_AA3/DIFFIO_RX_L54P
RFM0_FPGA_D1n12	AC3	IO_2_AC3/DIFFIO_RX_L58N
RFM0_FPGA_D1n13	AA1	IO_2_AA1/DIFFIO_RX_L49N
RFM0_FPGA_D1n14	Y1	IO_2_Y1/DIFFIO_RX_L50N
RFM0_FPGA_D1n15	Y3	IO_2_Y3/DIFFIO_RX_L54N
RFM0_FPGA_D1p16	Y4	IO_2_Y4/DIFFIO_RX_L52P
RFM0_FPGA_D1n16	W4	IO_2_W4/DIFFIO_RX_L52N
BUZ_ON	R1	IO_2_R1


**BANK 7 (VCCIO27 = 1.8V/2.5V/3.3V)**


RFM0_FPGA_D1p11	C13	IO_7_C13/DIFFIO_RX_T30P
RFM0_FPGA_D1n11	B13	IO_7_B13/DIFFIO_RX_T30N
USB2_AD0	A12	IO_7_A12/DIFFIO_RX_T31N
USB2_AD1	B12	IO_7_B12/DIFFIO_RX_T31P
USB2_AD2	A13	IO_7_A13/DIFFIO_RX_T29N
USB2_AD3	C14	IO_7_C14/DIFFIO_RX_T27N
USB2_AD4	A14	IO_7_A14/DIFFIO_RX_T29P
USB2_AD5	A15	IO_7_A15/DIFFIO_RX_T25N
USB2_AD6	B15	IO_7_B15/DIFFIO_RX_T23N
USB2_AD7	C15	IO_7_C15/DIFFIO_RX_T27P
USB2_AD8	B16	IO_7_B16/DIFFIO_RX_T25P
USB2_AD9	B16	IO_7_B16/DIFFIO_RX_T23P
USB2_AD10	C17	IO_7_C17/DIFFIO_RX_T13N
USB2_AD11	A18	IO_7_A18
USB2_AD12	B18	IO_7_B18/DIFFIO_RX_T16N
USB2_AD13	C18	IO_7_C18/DIFFIO_RX_T13P
USB2_AD14	A19	IO_7_A19/DIFFIO_RX_T14N
USB2_AD15	B19	IO_7_B19/DIFFIO_RX_T16P
USB2_ALE	D22	IO_7_D22/DIFFIO_RX_T2P
USB2_CSn	C19	IO_7_C19/DIFFIO_RX_T12N
USB2_DACK	C22	IO_7_C22/DIFFIO_RX_T2N
USB2_DREQ	B22	IO_7_B22/DIFFIO_RX_T1P
USB2_INT	E20	IO_7_E20/DIFFIO_RX_T3N
USB2_RDn	D19	IO_7_D19/DIFFIO_RX_T12P
USB2_WRn	F20	IO_7_F20/DIFFIO_RX_T3P
FPGA_LEAF_GPS_FIX_IN F	D18	IO_7_E18/DIFFIO_RX_T10P
FPGA_LEAF_GPS_PPS1 F	D17	IO_7_D18/DIFFIO_RX_T10N
FPGA_LEAF_GPS_PPS2 F	F17	IO_7_D17/DIFFIO_RX_T19N
		IO_7_F17/DIFFIO_RX_T7N
		IO_7_C16/DIFFIO_RX_T19P
		IO_7_E17/DIFFIO_RX_T9P
		IO_7_G17/DIFFIO_RX_T7P
		IO_7_E16/DIFFIO_RX_T9N
		IO_7_Y16/DIFFIO_RX_T17P
		IO_7_L15/DIFFIO_RX_T17N
		IO_7_E15/DIFFIO_RX_T18N
		IO_7_G14/DIFFIO_RX_T20P
		IO_7_F13/DIFFIO_RX_T26N
		IO_7_D15/DIFFIO_RX_T21P
		IO_7_D14/DIFFIO_RX_T21N
		IO_7_F16/DIFFIO_RX_T15N
		IO_7_G13/DIFFIO_RX_T26P
		IO_7_F18/DIFFIO_RX_T11N
		IO_7_G18/DIFFIO_RX_T11P
		IO_7_F19/DIFFIO_RX_T5N
		IO_7_A20/DIFFIO_RX_T14P
		IO_7_C20/DIFFIO_RX_T6N
		IO_7_D20/DIFFIO_RX_T4P
		IO_7_A21/DIFFIO_RX_T8N
		IO_7_B21/DIFFIO_RX_T8P
		IO_7_C21/DIFFIO_RX_T8P
		IO_7_D21/DIFFIO_RX_T4N
		IO_7_A22/DIFFIO_RX_T1N
		IO_7_L14/DIFFIO_RX_T22P
		IO_7_E14/DIFFIO_RX_T24P
		IO_7_F15/DIFFIO_RX_T18P
		IO_7_G15/DIFFIO_RX_T15P
		IO_7_K14/DIFFIO_RX_T22N
		IO_7_D13/DIFFIO_RX_T24N
		IO_7_E15/DIFFIO_RX_T24N
		IO_7_F16/DIFFIO_RX_T15N
		IO_7_K14/DIFFIO_RX_T22N
		IO_7_D13/DIFFIO_RX_T24N
		IO_7_E15/DIFFIO_RX_T24N
		IO_7_F16/DIFFIO_RX_T15N
		IO_7_G13/DIFFIO_RX_T26P
		IO_7_D15/DIFFIO_RX_T21P
		IO_7_D14/DIFFIO_RX_T21N
		IO_7_F14/DIFFIO_RX_T20N
		IO_7_F13/DIFFIO_RX_T26N
		IO_7_D14/DIFFIO_RX_T21N
		IO_7_K13/DIFFIO_RX_T28N
		IO_7_F14/DIFFIO_RX_T20N
		IO_7_G18/DIFFIO_RX_T11P
		IO_7_G19/DIFFIO_RX_T5P
		IO_7_F18/DIFFIO_RX_T11N
		IO_7_F19/DIFFIO_RX_T5N
		IO_7_A20/DIFFIO_RX_T14P
		IO_7_C20/DIFFIO_RX_T6N
		IO_7_D20/DIFFIO_RX_T4P
		IO_7_A21/DIFFIO_RX_T8N
		IO_7_B21/DIFFIO_RX_T8P
		IO_7_C21/DIFFIO_RX_T8P
		IO_7_D21/DIFFIO_RX_T4N
		IO_7_A22/DIFFIO_RX_T1N



63 I/O: 31 pair + 1 SE


















Place next to DDR3 pins


Group together & next to DDR3



POWER SUPPLIES -	
1P5V @275mA max -	<b>1</b>
<b>DDR3/FPGA I/O PIN SUMMARY - 51</b>	
FPGA ASSIGNED I/O -	<b>22</b>
FPGA ASSIGNED DIFF I/O -	<b>4</b>
FPGA ASSIGNED SE I/O -	<b>18</b>
FPGA UNASSIGNED I/O total <b>27</b>	
FPGA UNASSIGNED DIFF I/O -	<b>0</b>
FPGA UNASSIGNED SE I/O -	<b>27</b>
FPGA CLK total <b>2</b>	
FPGA DIFF CLK IN -	<b>0</b>
FPGA DIFF CLK OUT -	<b>2</b>
FPGA SE CLK OUT -	<b>0</b>
FPGA DIFF CLK OUT -	<b>0</b>

Copyright 2021, Zephyr Engineering, Inc

	Title <b>TangerineSDR DE DDR3</b>	
	Document Number <Doc>	Rev XA26
Date: Thursday, July 15, 2021	Sheet 11 of 24	




**KSZ9896CTXC Internal Pullup Pulldown Key**

PD	- internal pulldown on config strap pin
PU	- internal pullup on config strap pin
pd	- internal pulldown on non-config strap pin
pu	- internal pullup on non-config strap pin


**GbE/FPGA PIN SUMMARY - 17**

<b>POWER PINS - 3</b>	VCCIO34 @35mA max 3P3V @140mA max 1P2V @440mA max
<b>FPGA SE I/O - 1</b>	FPGA DIFF I/O - 0 PR
<b>FPGA SE OUTPUTS - 7</b>	FPGA DIFF OUTPUTS - 0 PR
<b>FPGA SE INPUTS - 7</b>	FPGA DIFF INPUTS - 0 PR
<b>FPGA SE CLK IN - 1</b>	FPGA DIFF CLK IN - 0 PR
<b>FPGA SE CLK OUT - 1</b>	FPGA DIFF CLK OUT - 0 PR







USB2/FPGA PIN SUMMARY - 33	
<b>POWER PINS - 1</b>	
3P3V @50mA	
5P0V @2.2A	
<b>FPGA SE I/O - 16</b>	
FPGA DIFF I/O - 0	
<b>FPGA SE OUTPUTS - 15</b>	
FPGA DIFF OUTPUTS - 0	
<b>FPGA SE INPUTS - 2</b>	
FPGA DIFF INPUTS - 0	
<b>FPGA SE CLK IN - 0</b>	
FPGA DIFF CLK IN - 0	
<b>FPGA SE CLK OUT - 0</b>	
FPGA DIFF CLK OUT - 0	










USB3/FPGA PIN SUMMARY - 46	
POWER PINS -	1
3P3V @275mA	
FPGA SE I/O -	39
FPGA DIFF I/O -	0
FPGA SE OUTPUTS -	4
FPGA DIFF OUTPUTS -	0
FPGA SE INPUTS -	2
FPGA DIFF INPUTS -	0
FPGA SE CLK IN -	1
FPGA DIFF CLK IN -	0
FPGA SE CLK OUT -	0
FPGA DIFF CLK OUT -	0



RFM0/FPGA PIN SUMMARY - 112	
<b>POWER PINS - 6</b>	
VCCIO27 (1P8V) @500mA max	1
3P3V @ 500mA max	2
5P0V @500mA max	2
12P0V @500mA max	1
<b>FPGA SE I/O - 1</b>	
<b>FPGA DIFF I/O - 0</b>	
<b>FPGA SE OUTPUTS - 8</b>	
<b>FPGA DIFF OUTPUTS - 28 (14 pr)</b>	
<b>FPGA SE INPUTS - 1</b>	
<b>FPGA DIFF INPUTS - 68 (34 pr)</b>	
<b>FPGA SE CLK IN - 0</b>	
<b>FPGA DIFF CLK IN - 4 (2 pr)</b>	
<b>FPGA SE CLK OUT - 0</b>	
<b>FPGA DIFF CLK OUT - 2 (1 pr)</b>	




RFM1/FPGA PIN SUMMARY - 112	
<b>POWER PINS - 6</b>	
VCCIO27 (1P8V) @500mA max	1
3P3V @ 500mA max	2
5P0V @500mA max	2
12P0V @500mA max	1
<b>FPGA SE I/O - 1</b>	
<b>FPGA DIFF I/O - 0</b>	
<b>FPGA SE OUTPUTS - 8</b>	
<b>FPGA DIFF OUTPUTS - 28 (14 pr)</b>	
<b>FPGA SE INPUTS - 1</b>	
<b>FPGA DIFF INPUTS - 68 (34 pr)</b>	
<b>FPGA SE CLK IN - 0</b>	
<b>FPGA DIFF CLK IN - 4 (2 pr)</b>	
<b>FPGA SE CLK OUT - 0</b>	
<b>FPGA DIFF CLK OUT - 2 (1 pr)</b>	



**LEAF/FPGA PIN SUMMARY - 44**

<b>POWER PINS - 4</b>
3P3V @100mA max
5P0V @700mA max
12P0V @100mA max
VCCIO27 @100mA max
<b>FPGA SE I/O - 4</b>
<b>FPGA DIFF I/O - 15</b>
<b>FPGA SE OUTPUTS - 17</b>
<b>FPGA DIFF OUTPUTS - 0</b>
<b>FPGA SE INPUTS - 8</b>
<b>FPGA DIFF INPUTS - 0</b>
<b>FPGA SE CLK IN - 0</b>
<b>FPGA DIFF CLK IN - 0</b>
<b>FPGA SE CLK OUT - 0</b>
<b>FPGA DIFF CLK OUT - 0</b>




**CKM/FPGA PIN SUMMARY - 16**

<b>POWER PINS - 6</b>	
3P3V @100mA max	
5P0V @200mA max	
12P0V @1A max	
VCCIO27 @100mA	
VCCIO34 @100mA	
VCCIO_LEAF_CLK @ 100mA	
<b>FPGA SE I/O - 3</b>	
FPGA DIFF I/O - 0 PR	
<b>FPGA SE OUTPUTS - 7</b>	
FPGA DIFF OUTPUTS - 0 PR	
<b>FPGA SE INPUTS - 5</b>	
FPGA DIFF INPUTS - 0 PR	
<b>FPGA SE CLK IN - 2</b>	
FPGA DIFF CLK IN - 1 PR	
<b>FPGA SE CLK OUT - 0</b>	
FPGA DIFF CLK OUT - 0 PR	



1.5V FPGA I/O OD  
 1.5V FPGA OUT OD  
 3.3V FPGA OUT



**M24512 512K-bit EEPROM I2C ADDRESSES**

MEM ARRAY	1	0	1	0	0	0	0	RW
ID PAGE	1	0	1	1	0	0	0	RW

**ATECC508A CRYPTO CHIP I2C ADDRESS**

1	1	0	0	0	0	0	RW
---	---	---	---	---	---	---	----

**AT30TS74 TEMPERATURE SENSOR I2C ADDRESS**


1	0	0	1	0	0	0	RW
---	---	---	---	---	---	---	----

**PCF8563 REAL TIME CLOCK I2C ADDRESS**

1	0	0	1	0	0	0	RW
---	---	---	---	---	---	---	----

1.5V FPGA IN

3.3V FPGA I/O



**I2C FPGA PIN SUMMARY - 6**

POWER PINS - 2	3P3V @ 10mA
	1P5V @ 2mA
FPGA SE I/O -	1 @ 1.5V OD
FPGA SE OUTPUTS -	1 @ 1.5V OD
	1 @ 3.3V
FPGA SE INPUTS -	3 @ 1.5V

**QSPI FPGA PIN SUMMARY - 6**

POWER PINS - 1	3P3V @ 40mA
FPGA SE I/O -	4 @ 3.3V
FPGA SE OUTPUTS -	2 @ 3.3V

Copyright 2021, Zephyr Engineering, Inc

Z Zephyr Engineering Inc.	Title TangerineSDR QSPI, I2C	
	Size C	Document Number <Doc>
Date: Thursday, July 15, 2021	Sheet 19 of 24	Rev XA26

1.5V FPGA I/O  
OPEN DRAIN

8 SD\_PWR\_EN >> SD\_PWR\_EN  
8 SD\_1P8V\_SEL >> SD\_1P8V\_SEL

SD\_1P8V\_SEL = 1 FOR 1.8V SIGNALLING  
SD\_1P8V\_SEL = 0 FOR 3.3V SIGNALLING

VCC\_SD  
1.8V/3.3V@600mA

1.5V FPGA I/O  
TOTEM POLE

8 SD\_DAT[3:0] << SD\_DAT[3:0]


SLEW RATE LIMIT  
THESE I/O PINS

8 SD\_CMD >> SD\_CMD  
8 SD\_EN >> SD\_EN

8 SD\_CD << SD\_CD


8 SD\_CLK >> SD\_CLK

8 SD\_CLKF << SD\_CLKF




uSDC FPGA PIN SUMMARY - 11	
<b>POWER PINS - 3</b>	
1P5V @10mA	
3P3V @200mA	
5P0V @100mA	
<b>FPGA SE I/O - 5 @ 1.5V</b>	
FPGA SE OUTPUTS - 2 @ 1.5V	
FPGA SE OUTPUTS - 2 @ 1.5V OD	
FPGA SE INPUTS - 2 @ 1.5.V	

1.5V FPGA I/O  
OPEN DRAIN



VCCIO27 FPGA I/O  
TOTEM POLE




1.5V FPGA I/O  
TOTEM POLE

FPGA PIN SUMMARY - 18	
POWER PINS - 1	3P3V @320mA max 5P0V @100mA max
FPGA Output - 17 @ 1.5V OD	FPGA Output - 1 @ VCCIO27


**12P0V**  
**11-15V@4A**  
**POWER INPUT**

**Powerup sequence:**  
**12V-->5V-->3.3V-->1.5V-->VCCIO27/VCCIO34-->1.2V**



**5P0V**  
**5.0V@6A**




**3P3V**  
**3.3V@4A**



**1P2V**  
**1.2V@4A**



**Powerup sequence:  
12V-->5V-->3.3V-->1.5V-->VCCIO27/VCCIO34-->1.2V**




Copyright 2021, Zephyr Engineering, Inc

Z Zephyr Engineering Inc.	Title TangerineSDR Power Supply, VCCIO27, 34	
	Size C	Document Number <Doc>
Date: Thursday, July 15, 2021	Sheet 23 of 24	Rev XA26



**Powerup sequence:  
12V-->5V-->3.3V-->1.5V-->VCCIO27/VCCIO34-->1.2V**



Copyright 2021, Zephyr Engineering, Inc

	Title	
	TangerineSDR Power Supply, 2.5V, 1.5V	
Size	Document Number	Rev
C	<Doc>	XA26
Date:	Thursday, July 15, 2021	Sheet 24 of 24